Abstract-A novel 65nm Dynamic Random access memory (DRAM) cell, namely capacitor less RectFET based DRAM cell (CLRDC) is explored in silicon-on-insulator (SoI) wafer for embedded-DRAM (eDRAM) for system-on-chip (SoC), applications with Rectangular FET (RectFET) as its passtransistor (PT). This CLRDC exploits its parasitic surround buried oxide capacitance (SBC) of SoI-wafer around RectFET (source) for realizing its 'charge storage capacitance (Cs). For Cs=30fF (femtoFarad) target, it's found to need an area factor of 4.3µm 2 with 5nm thick SoI buried-oxide. This SoI wafer is explored to yield a capacitance density Cbuox=6.91 fF/µm 2. The DC parameters of the PT are found to be very sensitive to process anneal temperature (Ta) and so are its DC characteristics too. A 2% increase in the Ta from a nominal 1000 o C has resulted in an increase of 30% and 1.1% in the RectFET's leakage (Idsat-off=I-off) and on-state (Idsat-on=I-on) currents respectively. The CLRDC cell transfer ratio T is also found to be a function of small signal frequency (f), Ta, and source/drain bias voltages Vs/Vd, respectively. And finally the retention characteristics of this CLRDC is again found to be a function of I-off and I-on currents of RectFET, when studied at RectFET's (drain) supply voltage VDD=1.2V.
I. INTRODUCTION
Portable gadgets consisting of SoCs with multiple microprocessor units (MPUs) require large cache memory for achieving expected throughput. In deep-submicron (DSM) technology Standby power is comparable with the dynamic power, needing a special attention [1] . The use of SoI technology for manufacturing such SoCs is having many advantages in-view of high reliability applications [2] , [3] . The SRAM is area and power gluttonous in the SoC context [1] , [4] , hence embedded DRAM (eDRAM) becomes inevitable. Along with the density advantage, they pose major drawback and challenge of integrating the storge capacitance Cs on SoI based SoCs [3] , [5] , [6] . The trenches are deemed non-viable for SoI based SoCs with other challenges associated with over-the-cells (OTCs) and metalinsulator-metal (MIM) capacitors in low metal pitch [7] context for SoI based SoCs. In the earlier work, the concept of the capacitorless storage device have been realized as vertical pillar FETs with current sensing approach in dual gate mode of FET operation but these devices are deemed to suffer from the manufacturability issues as reported in [8] - [10] . Motivated by this reality and DRAM merits over SRAM [2] , this research work demonstrates a novel eDRAM structure namely CLRDC (in short form) which seem to be highly amenable for 'through silicon Via' (TSV) and 3-D IC technologies by the virtue of its structure. This structure is explored and studied through process/device simulation approach using synopses' Sentaurus Technology CAD (TCAD) tool. As the CMOS technology is scaled into DSM regime [1] , 3-dimensional (3D) simulations are deemed relatively accurate [11] , [12] . The creation of complex 3D structure like CLRDC of this study demands layout mask driven process simulation [11] . The 3D process or device simulation needs 3D meshing to solve coupled Poisson and continuity equations simultaneously with DSM specific physical models [12] . Fig. 1 shows the basic DRAM circuit with Mn as its PT and Cs as its storage capacitor. In this circuit the CBL and Cd are the bitline (BL) and the drain (of Mn) parasitic capacitances, respectively. In the proposed CLRDC, there is no explicit Cs integration, hence it is capacitorless [8] - [10] . Instead it's realized as parasitic 'Surround (about the RectFET) Buried-oxide capacitance (SBC). The geometric capacitance of the SBC is given by the simple parallel plate capacitor formula, SBC=Cs= (A×εo×εox)/tbuox where, A is the resultant parallel plate area, εox= 3.9 is the relative dielectric constant of SiO2 (as buried oxide) and εo = 8.854×10
-12 F/meter is the absolute permittivity of free space, and tbuox is the thickness of buried oxide (buox) of SoI wafer which is 5nm in this case. The CLRDC is process simulated using TCAD tool suite [12] . with Polysilicon-Gate-Electrode (PSGE) as per the process steps indicated in Fig. 3 , where the layout mask layers [11] of Fig. 4 are used. Fig. 5 is the simulated 3D structure of the CLRDC device. The space-charge in the labeled plate-1 and plate-2 in Fig. 1 are in correlation with the Cs. Fig. 5 is the process simulated CLRDC as per the process flow of Fig. 3 . This structure has Rectangular FET (RectFET) as its PT integrated over silicon film of thickness tsi=70nm along with the SBC comprising the capacitor plates plate-1 and plate-2 due to upper silicon film and the lower silicon substrate, respectively. In this figure SBC=Cs, the storage node capacitance. The cs is generally a function of source bias voltage (Vs), anneal temperature Ta and frequency f, i.e., Cs (Ta, f or ω) as further discussed in 'AC small signal analysis' (ASSA) in section V. The discussion of this dependence follows from reference [13] . Although the peak values of Cs from Fig. 11 are several thousands of fFs, its stability needs to be thoroughly investigated for a reliable DRAM applications. The calculated geometric capacitance, using parallel plate capacitor formula with buox thickness=5nm yields a SBC of 0.88fF with the RectFET's source area Asb=0.127µm 2 . In order to achieve a minimum target Cs=30fF [2] , the required Asb is 4.3µm
2 . Fig. 13 shows the transient simulated retention characteristics of the CLRDC annealed at 1020 o C simulated for 1ps duration. During this simulation the RectFET's gate and its drain are simultaneously driven by a train of pulses as shown in this figure. The on-time of the drain pulse is slightly more than that of the gate pulse leading to the discharge of the Cs during the inter-pulse intervals. Due to the aggravated leakage as a result of high Ta [14] , the Cs is discharging faster as shown in the Fig. 14 . It is observed that the pocket halo implant led to the degradation of the RectFET's performance due to the impurity scattering phenomena [12] . Fig . 1 shows the basic 1T-1C DRAM cell with BL, drain and storage, capacitors. The transistor Mn is the pass transistor (PT) of this cell and Cs is the storage node capacitor with its plate-1 connected to the source of PT. and plate-2 is the substrate connected to ground. Cd is the drain parasitic capacitance and CBL is the bit line parasitic capacitance. The lower plates of Cd and CBL are connected to ground while their upper plates being connected to drain of PT. The BL signal is connected to Cs when the wordline (WL) signal goes high. The storage capacitance Cs is the series combination of depletion and buried oxide (buox) capacitances Cj and Cbuox as shown in Fig 2(b) and (c) on source and drain sides of PT, respectively. The subscript s, d over these quantities indicates source and drain terminals. The circuit model of Fig. 2(a) associates most of the parasitics including the channel resistance Rch. The Cs ' maybe visualized as any extraneous capacitance for storage purpose in parallel with that of Cs of Fig. 2 (a) . The subscripts j, g, s, and d are junction, gate, source, and drain quantities respectively. These quantities are expressed per unit area basis; which requires to multiply them with their respective area factors Ag, As and Ad, as in Fig. 2 (a) , (b), and (c), respectively The junction capacitances, and Cbuox are observed to be strong functions of their bias voltages, angular frequency ω=2×πf with f the small signal frequency; and the anneal temperature Ta (process parameter) that activates the silicon film tsi and the substrate [14] as discussed in later sections. The cell supply Vdd=1.2V (Fig.  5) . 
In (1) and (2), the Cbuox is the per unit area capacitance, geometric capacitance of the buried oxide with tbuox=5nm.
The outline of this paper is as follows. In section I, namely introduction, the motivation for this work is discussed along the basic idea of capacitorless DRAM, inline with the proposed CLRDC. This section also discusses the equivalent circuit of DRAM cell correlating with the proposed CLRDC in a hierarchically related sub circuit and their components These sub circuits have their components coming into picture through different origin as disused in subsequent sections of this paper. In section II the process steps followed in the process simulation of the proposed CLRDC structure is presented. In section III, the DC characteristics of the PT RectFET of this CLRDC is discussed as a function of the anneal temperature (Ta). The impact of Ta on the leakage (I-off) and on-state (I-on) currents of the RectFET PT are explored in this section. Section IV presents the effect of the Ta on DC parameters in the form of their characteristic curves Main DC parameters are extracted as discussed therein. In section V the Cs and Cd dependence on bias, frequency, and the process anneal temperature are explored, subsequently the T dependence on the variables is analyzed through ASSA approach. The. Section VI presents the charge retention characteristics of this CLRDC as a function of Ta. Section VII concludes this paper with a discussion on the observation over this novel CLRDC with respect to its DC, ASSA, and transient characteristics, with a further discussion on the scope for improvement for improved retention over this CLRDC.
II. THE PROCESS SIMULATION FLOW OF THE CLRDC
Step-12: Simulate contact etching and metallization
Step-11: Simulate activation of LDD and halo-implant species by annealing for 3s at 1000 o C
Step-3: Use trench-1 mask, etch Si, fill 'P' doped Si, and anneal for 2s at 1000 o C. Use trench-2 mask, etch Si till 16nm above buox, deposit 10nm of trench dielectric, and fill the trench with 'P' doped Si
Step-10: Simulate LDD and halo-implant
Step-8: Simulate activation of deep s/d implant species by annealing for 15s at 1000 o C
Step-1:Begin with SoI wafer with 'B' concentration of 1x10 16 /cm 3
Step-5: Simulate gate patterning
Step-7: Simulate deep s/d implant
Step-4: Use Poly-mask, etch Si to stop at buox, fill oxide till a point -10nm from wafer surface, fill 'B' doped Si till wafer surface
Step-6: Simulate integration of nitride spacer
Step-9: Simulate the disposal of the nitride spacer
Step-2: Instance DRAM cell layout for mask driven 3D process simulation using 'sprocess' tool The CLRDC cell area is shown in terms of λ = 65nm/2=32.5 nm. The layers in this layout are instanced in the process sequence of Fig. 3 , with the process parameter values of Table I In Fig. 3 , the simulation begins in step-1 including: the SoI wafer preparation with initial B concentration=10 16 /cm 3 . The simulated structure of SoI wafer, comprises tbuox=5nm at a nominal depth tsi of 70nm. The simulation of step-2 includes: the instantiation of various mask layers from the layout of Fig. 4 for all the contacts, gate stack, field -oxide (Fox), etc., to simulate the respective features. Simulation of step-3 includes: implantation pertaining to anti-latchup. The simulation of step-4 includes: anti-punch-through and Vt adjust implants. Simulation of step-5 includes: gate patterning of 15Å thick SiO2 gate dielectric with 65nm thick poly-Si on top of it as gate electrode using the poly-mask of Fig. 4 . The simulation of step-6 includes: the integration of 65nm nitride hard mask (or spacer) [14] , [15] for deep source/drain (s/d) implantation. The simulation of step-7 includes: the As deep s/d implant with a dose of 8.7×10 15 /cm 2 at 17keV energy. The simulation step-8 performs: a 15s, 1000 o C anneal to activate the deep s/d implant species. The step-9 simulation results in disposal of the 65nm nitride hard mask. The step-10 simulation includes: low-drain-doping (LDD) and phosphorous 'pocket halo-implant' (PHI) [11] , [14] , [15] processes. The LDD implant involves an As dose=1×10 15 /cm 2 at 4.1keV energy; and the PHI involves 90 o quad boron (B) halo implant at tilt=30 o with a B dose=8×10 12 /cm 2 at 10keV energy. The simulation at step-11 includes: the 3s at 1000 o C spike anneal to activate the LDD and PHI. Finally step-12 simulation includes: contact etching and metallization to add electrical contacts for the device simulation. The resulting process simulated CLRDC structure is shown in Fig. 5 in 3D view. Contact etching and metallization using contact mask layer.
The sense margin,
where; = The 3D process simulated and meshed CLRDC structure of Fig. 5 is passed to the 3D device simulator (sdevice) tool for simulating its DC: VGS-Id and VDS-Id characteristics. During the device simulation all the important physical models that are essential in simulation of short channel effect (SCE) in DSM devices are incorporated in the command file of the 'sdevice' tool [12] , [15] . The physical models such as hydrodynamic model for simulating hot carriers, VanDort's model for channel quantization effect, mobility models for velocity saturation, vertical field models for carrier scattering at surface 'Shockley-Read-Hall' (SRH) recombination models, avalanche generation and recombination (g-r) models, doping dependent mobility degradation models, etc., are used in the device simulation. An interface trap density of 5×10 10 /cm 2 is applied at the Si/SiO2 boundary during all the device simulations [12] . The solution variables from the output of sdevice simulator which are vectors in nature are solved as vector quantities; for e.g., electric fields, electron and hole current densities, etc. Fig. 9 mapped to right and left y-axes respectively. It is observed that both the Idsat-off and Idsat-on currents are monotonically increasing with the Ta range. The Idsat-off rises from 80nA to 209nA, and the Idsat-on from 0.54mA to 0.6mA, when Ta is increased from 1000 o C to 1050 o C for the RectFET's gate circumference of 650nm (from the layout). The corner Ta data for the curves f Fig. 9 is given in Table II in linear and saturation region of CLRDC's PT for clarity. C corner CLRDC, is studied in subsequent sections. As the high Idsat-off, leads poor retention, the leakage of PT needs to be optimized down to sub-Pico Ampere (sub-pA) range [3] .
B. Drain (VDS-Id) characteristics of RectFET of CLRDC

IV. ANNEAL TEMPERATURE DEPENDENCE OF CLRDC SOURCE AND DRAIN CAPACITANCES
The anneal temperature Ta is having significant effect on the Cs and Cd, because the arsenic (As) dopants in source/drain (s/d) region will diffuse through silicon film of thickness tsi, to the surface of the buox. This eventually removes the p-n junction between the n-type-source, drain, and the underlying buox, as pictorially depicted in the process simulated structure of Fig. 7(a) and (b) . In this figure doping profile in silicon film is shown after stripping all other features for clarity, for two values of Ta, 1000 o C, and 1020 o C, respectively. In Fig. 7(a) p-doped islands in bluecolour are observed in the n-doped island showing p-n junctions, and hence lead to depletion areas within this silicon film. In Fig. 7(b) , corresponding to Ta = 1020 o C, p-n junction depletion regions have disappeared significantly enhancing its conductivity compared to that of case of Fig.  7(a) . This Ta dependence of p-n junction has a direct implication on the Adj×Cjd and Asj×Cjs capacitances of Fig. 11 shows the VsCs curves for a total of 6 splits of process/device simulations. Fig. 12 shows the Vd-Cd for 6 splits of process/device simulations. In these figures the Vs-Cs and Vd-Cd curves are non-monotonic, with one or more peaks in the sweep range of Vs and Vd, respectively. The curves corresponding to 10kHz are relatively less prominent, compared with those of 1kHz. The average capacitances extracted over the Vs and Vd ranges are tabulated in 2 nd and 3 rd main columns respectively of Table III for all the 6 CLRDC process/device simulation splits. The last 4 th main column contains the calculated value of the cell transfer ratio T using the formula of (4) for all the combination of Ta and f. The first main column contains 3 values of Ta. The value of T close to unity is appreciated for sensing the cell content [7] . As seen from this table, Ta=1020 o C is found to have prominent T compared to other lower values of ta.
As the device simulation files includes physical models for traps and carrier generation-recombination (g-r) centers; they are associated with time constants (sec), capture crosssection (sc meter 2 ), and activation energy Ea (joules) [12] . Certain combination of Ta, ω, and Vs or Vd biases resulted in maximization of small signal capacitances Cs and Cd [13] . Those peaks in Cs and Cd curves are having unusually high capacitance of several thousands of fFs. However, this very high capacitance density is not of regular pattern, and more like unpredictable, and unreliable, in bias, f, and Ta space, as seen from these two figures. So it is necessary to realize more stable and dependable geometric capacitance given by parallel plate capacitor formula of (1), for realizing the storage node capacitance (Cs). 
Equation 4 is the more general capacitance formula in the semiconductor as given in [13] . In this equation the first term is due to the conduction current and the second term is due to the displacement current. The other quantities in this equation are J, the current density, ω, the angular frequency, t the time, V the voltage, the δ incremental values of respective variable, it is associated with. When the value of displacement quantity is negative and exceeds the magnitude of the conduction current component, it is likely that the resultant capacitance becoming negative as evident for some combination f Vs/Vd and Ta in Fig. 11 and 12 . So we feel that these values to be carefully used in arriving at specific conclusion [13] . (1)). The thickness of the buox, tbuox=5nm. For the CLRDC device of this transient simulation. for Ta=1020 o C, the plate-1 in the source region and plate-2 in substrate region in Fig. 5 are activated better making their conductance higher, also the total p-n junction size reduces, too (Fig. 7) . The Idsat-off = 104nA, too far from the expected sub-pA. Thus the discharge nature of the Cs as in Fig. 13 is expected with this order of leakage, on the timescale of ns.
VI. TRANSIENT SIMULATION OF TWO SPLITS OF CLRDCS
The other 5 splits of CLRDC with respect to Ta did not yield acceptable leakage, cs value and retention characteristics, either. So their results are omitted. But the total size of p-n junction is relatively large for Ta = 1000 o C CLRDC device (Fig. 7b) , which is expected to reduce the overall source to substrate capacitance for this anneal temperature. At the falling edge of the gate pulse, the RectFET switches off, BL connected drain pulse also falls to zero subsequently, then the voltage Vs decreases almost exponentially due to the RectFET's leakage with a time constant Rch× Cs ( Fig. 2(a) ). This effect is simulated from approximately 310ps to 1000ps in Fig. 13 . At the end of this interval, the storage node voltage discharges to less than 0.1V. From this waveform, it is understood that the high leakage Idsat-off is discharging the Cs, rapidly. To address this issue, Idsat-off have to be minimized to sub-pA, with simultaneous increase of Cs. The required Asb for realizing a Cs = 30fF target is 4.3µm 2 but the calculated Asb=0.18µm 2 from the layout of Fig. 4 against the reported 0.127µm 2 for 65nm DRAM cell area in [3] .
. This 4.3µm 2 is a big demand in the case of CLRDC for realizing Cs=30fF. Fig. 14 (Fig. 1) with simultaneously higher Idsat-off (due to low Vt) and vice versa. This behavior is evident from the waveforms of Fig. 14 for  1000 o C and 1020 o C CLRDC device splits. The inset on the zoomed scale in this figure shows the same waveforms with a better clarity for 2 cycles of transient simulation. Due to the 'Charge-injection (CI) effect for neutralizing the inversion charge [17] of PT, the voltage across Cs reduces from its peak Vs value by ΔVsci given by (5) when the gate voltage switches from high to low, with BL voltage VBL held high. Here the VGS-Vt is the gate overdrive, Cox is the gate capacitance per unit area, Cs is the storage node capacitance, this reduction is inversely proportional to the value of Cs and directly proportional to the total gate capacitance (Cox×W×Lg). where W is the equivalent gate width=650nm (i. e. the circumference of RectFET's gate) and the gate length Lg=65nm in this case. Larger Ta resulted in larger Cs, and vice versa. Further when VBL, also switches from high to low, the high temperature anneal devices have faster decay in their Vs signal due to higher Idsat-off and vice versa, as seen in the inset. This behaviour has direct implications on 'dynamic-Data-Retention-Time' (DDRT) and 'Static-Data-Retention-Time' (SDRT) of the DRAM cell [7] . Capacitive-Feed-Through (CFT) effect refers to a part of the gate or BL transition that capacitively coupling to the voltage Vs reducing its value by ΔVscf given (6). The variable in this equation are already defined, where Lo is gate-to-source/drain overlap of PT, VDD is the cell supply voltage which represents the logic swing.
CLRDC device is having great prospect as eDRAM in SoCs due to asymmetric structure between its source and drain. This has influence over better T compared to traditional MOSFETs. At the end of the 410ps in Fig. 14 , the Vs discharge to 0.42V and 0.32V for the CLRDC devices with Ta of 1000 o C and 1020 o C, respectively. The higher Ta, relatively faster is the discharge due to higher Idsatoff, and vice versa. The combined CI and CFT effects have caused the Vs voltage to reduce significantly from its peak value at the end of the gate pulse interval, when the RectFET, switches off. Further, another relatively weak CFT occurs through the drain to source parasitic capacitance-Cds while the drain pulse returns to logic 0 state as evident in the zoomed inset of the Fig. 14 . Following this second CFT, the storage capacitor discharges further due to the Idsat-off current. The rate of discharge is higher for higher Idsat-off current, as observed for 1020 o C annealed device, in comparison with relatively low Idsat-off current for 1000 o C annealed device, as shown in this figure. Novel CLRDC with RectFET PT to realize 1T-1C DRAM cell have been studied in this work through process/device simulation using Sentaurus TCAD tool. To create the complex 3D geometry of this CLRDC a set of mask layers have been created one for each topographic feature of this CLRDC. These mask layers have been instanced in sequence as per a standard process flowchart with process parameter values derived from the earlier reports. The resulting CLRDC has electrical topological equivalence with that of a basic DRM cell (Fig. 1) . The storage capacitance Cs is realized in the form of parasitic capacitor of buried oxide of an SoI wafer with tbuox=5nm. The PT of the CLRDC is realized in the form of RectFET which has inherent s/d area asymmetry which in turn found to be good for cell transfer ratio T of CLRDC. The Cs realized is in the form of surround buried oxide capacitance whose geometry conformably surrounding the RectFET. The source of PT is strapped naturally to the plate-1 of SBC and the plate-2 of the same to ground, in this study, the geometric capacitance of the simulated SBC=0.88fF with source area Asb=0.18µm 2 . Calculated from the layout of CLRDC (Fig. 4) . To achieve a Cs=30fF, the required Asb is found to be 4.3µm 2 . The thermal activation of plate-1, plate-2 and the s/d activation annealing process (Ta) of RectFET (PT) showed a strong influence on the DC, ASSA and the transient response of the corresponding CLRDC. This influence is seen to be cascading effect from DC-ASSAtransient characteristics and so on. Finally, the area Asb=4.3µm 2 to achieve a Cs=30fF is relatively a big demand of this CLRDC. The transient simulation study underscores the need for a stringent control of the leakage and a dearth for higher value of Cs for this CLRDC. This has motivated to explore TSV, 3D IC compliant surround trench (ST) for realizing the higher Cs with the same RectFET PT with midgap workfunction (WF) metal gate [18] to control the leakage to sub-pA in a new type of 3D eDRAM cell whose DC, ASSA and transient response (TR) results are extracted after their process simulation (yet to be published).
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